

FIG. 1

FIG. 2 is a block diagram of a ZIF transceiver system 200, including a ZIF transceiver 201 and a baseband processor 203. The ZIF transceiver 201 includes an antenna 247, a divider 245, a bandpass filter 243, a T/R switch 241, a balun 259, a low-pass filter 239, an RF power amplifier 237, a PLL 231, an I/Q LO 227, two LPFs 219, 221, two mixers 223, 225, two variable gain amplifiers 233, 235, a reference output 255, a TX DET 257, and a VREF 257. The baseband processor 203 includes a HI/LO 277, two mixers 273, 275, two LPFs 269, 271, two ADCs 281, 283, two DACs 211, 213, two TX DACs 251, 253, a TX AGC 257, a SPREAD 209, a Packet Encoder 207, a MAC 205, a Packet Decoder 287, a DE-SPREAD 285, a Comp. Logic 284, an AGC DAC 297, an I OFF DAC 293, a Q OFF DAC 295, an OVLD ADC 291, an OVLD DAC 295, a BB OVLD 291, a GAIN ADJUST 279, an I OFFSET 289, a Q OFFSET 289, and a TX AGC 257. The system 200 is connected to a TO/FROM DEVICE.




FIG. 2




FIG. 3




FIG. 5




FIG. 6





FIG. 7

FIG. 8A






FIG. 8B





FIG. 8C

AGC Onset Timeline



ACK Priority Acquisition Timeline

Packet transmission and AGC/DC turnaround for successful packet reception.




FIG. 10

CCA Priority Acquisition Timeline




FIG. 11